LLVM 22.0.0git
LivePhysRegs.h
Go to the documentation of this file.
1//===- llvm/CodeGen/LivePhysRegs.h - Live Physical Register Set -*- C++ -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9/// \file
10/// This file implements the LivePhysRegs utility for tracking liveness of
11/// physical registers. This can be used for ad-hoc liveness tracking after
12/// register allocation. You can start with the live-ins/live-outs at the
13/// beginning/end of a block and update the information while walking the
14/// instructions inside the block. This implementation tracks the liveness on a
15/// sub-register granularity.
16///
17/// We assume that the high bits of a physical super-register are not preserved
18/// unless the instruction has an implicit-use operand reading the super-
19/// register.
20///
21/// X86 Example:
22/// %ymm0 = ...
23/// %xmm0 = ... (Kills %xmm0, all %xmm0s sub-registers, and %ymm0)
24///
25/// %ymm0 = ...
26/// %xmm0 = ..., implicit %ymm0 (%ymm0 and all its sub-registers are alive)
27//===----------------------------------------------------------------------===//
28
29#ifndef LLVM_CODEGEN_LIVEPHYSREGS_H
30#define LLVM_CODEGEN_LIVEPHYSREGS_H
31
32#include "llvm/ADT/SparseSet.h"
35#include "llvm/MC/MCRegister.h"
37#include <cassert>
38#include <utility>
39
40namespace llvm {
41
42template <typename T> class ArrayRef;
43
44class MachineInstr;
45class MachineFunction;
46class MachineOperand;
48class raw_ostream;
49
50/// A set of physical registers with utility functions to track liveness
51/// when walking backward/forward through a basic block.
53 const TargetRegisterInfo *TRI = nullptr;
55 RegisterSet LiveRegs;
56
57public:
58 /// Constructs an unitialized set. init() needs to be called to initialize it.
59 LivePhysRegs() = default;
60
61 /// Constructs and initializes an empty set.
62 LivePhysRegs(const TargetRegisterInfo &TRI) : TRI(&TRI) {
63 LiveRegs.setUniverse(TRI.getNumRegs());
64 }
65
66 LivePhysRegs(const LivePhysRegs&) = delete;
68
69 /// (re-)initializes and clears the set.
70 void init(const TargetRegisterInfo &TRI) {
71 this->TRI = &TRI;
72 LiveRegs.clear();
73 LiveRegs.setUniverse(TRI.getNumRegs());
74 }
75
76 /// Clears the set.
77 void clear() { LiveRegs.clear(); }
78
79 /// Returns true if the set is empty.
80 bool empty() const { return LiveRegs.empty(); }
81
82 /// Adds a physical register and all its sub-registers to the set.
84 assert(TRI && "LivePhysRegs is not initialized.");
85 assert(Reg < TRI->getNumRegs() && "Expected a physical register.");
86 for (MCPhysReg SubReg : TRI->subregs_inclusive(Reg))
87 LiveRegs.insert(SubReg);
88 }
89
90 /// Removes a physical register, all its sub-registers, and all its
91 /// super-registers from the set.
93 assert(TRI && "LivePhysRegs is not initialized.");
94 assert(Reg < TRI->getNumRegs() && "Expected a physical register.");
95 for (MCRegAliasIterator R(Reg, TRI, true); R.isValid(); ++R)
96 LiveRegs.erase((*R).id());
97 }
98
99 /// Removes physical registers clobbered by the regmask operand \p MO.
100 void removeRegsInMask(const MachineOperand &MO,
101 SmallVectorImpl<std::pair<MCPhysReg, const MachineOperand*>> *Clobbers =
102 nullptr);
103
104 /// Returns true if register \p Reg is contained in the set. This also
105 /// works if only the super register of \p Reg has been defined, because
106 /// addReg() always adds all sub-registers to the set as well.
107 /// Note: Returns false if just some sub registers are live, use available()
108 /// when searching a free register.
109 bool contains(MCRegister Reg) const { return LiveRegs.count(Reg.id()); }
110
111 /// Returns true if register \p Reg and no aliasing register is in the set.
112 bool available(const MachineRegisterInfo &MRI, MCRegister Reg) const;
113
114 /// Remove defined registers and regmask kills from the set.
115 void removeDefs(const MachineInstr &MI);
116
117 /// Add uses to the set.
118 void addUses(const MachineInstr &MI);
119
120 /// Simulates liveness when stepping backwards over an instruction(bundle).
121 /// Remove Defs, add uses. This is the recommended way of calculating
122 /// liveness.
123 void stepBackward(const MachineInstr &MI);
124
125 /// Simulates liveness when stepping forward over an instruction(bundle).
126 /// Remove killed-uses, add defs. This is the not recommended way, because it
127 /// depends on accurate kill flags. If possible use stepBackward() instead of
128 /// this function. The clobbers set will be the list of registers either
129 /// defined or clobbered by a regmask. The operand will identify whether this
130 /// is a regmask or register operand.
131 void stepForward(const MachineInstr &MI,
132 SmallVectorImpl<std::pair<MCPhysReg, const MachineOperand*>> &Clobbers);
133
134 /// Adds all live-in registers of basic block \p MBB.
135 /// Live in registers are the registers in the blocks live-in list and the
136 /// pristine registers.
137 void addLiveIns(const MachineBasicBlock &MBB);
138
139 /// Adds all live-in registers of basic block \p MBB but skips pristine
140 /// registers.
142
143 /// Adds all live-out registers of basic block \p MBB.
144 /// Live out registers are the union of the live-in registers of the successor
145 /// blocks and pristine registers. Live out registers of the end block are the
146 /// callee saved registers.
147 /// If a register is not added by this method, it is guaranteed to not be
148 /// live out from MBB, although a sub-register may be. This is true
149 /// both before and after regalloc.
150 void addLiveOuts(const MachineBasicBlock &MBB);
151
152 /// Adds all live-out registers of basic block \p MBB but skips pristine
153 /// registers.
155
157
158 const_iterator begin() const { return LiveRegs.begin(); }
159 const_iterator end() const { return LiveRegs.end(); }
160
161 /// Prints the currently live registers to \p OS.
162 void print(raw_ostream &OS) const;
163
164 /// Dumps the currently live registers to the debug output.
165 void dump() const;
166
167private:
168 /// Adds a register, taking the lane mask into consideration.
169 void addRegMaskPair(const MachineBasicBlock::RegisterMaskPair &Pair);
170
171 /// Adds live-in registers from basic block \p MBB, taking associated
172 /// lane masks into consideration.
174
175 /// Adds live-out registers from basic block \p MBB, taking associated
176 /// lane masks into consideration.
178
179 /// Adds pristine registers. Pristine registers are callee saved registers
180 /// that are unused in the function.
181 void addPristines(const MachineFunction &MF);
182};
183
185 LR.print(OS);
186 return OS;
187}
188
189/// Computes registers live-in to \p MBB assuming all of its successors
190/// live-in lists are up-to-date. Puts the result into the given LivePhysReg
191/// instance \p LiveRegs.
192void computeLiveIns(LivePhysRegs &LiveRegs, const MachineBasicBlock &MBB);
193
194/// Recomputes dead and kill flags in \p MBB.
195void recomputeLivenessFlags(MachineBasicBlock &MBB);
196
197/// Adds registers contained in \p LiveRegs to the block live-in list of \p MBB.
198/// Does not add reserved registers.
199void addLiveIns(MachineBasicBlock &MBB, const LivePhysRegs &LiveRegs);
200
201/// Convenience function combining computeLiveIns() and addLiveIns().
202void computeAndAddLiveIns(LivePhysRegs &LiveRegs,
203 MachineBasicBlock &MBB);
204
205/// Check if physical register \p Reg is used after \p MBI.
207
208/// Convenience function for recomputing live-in's for a MBB. Returns true if
209/// any changes were made.
211 LivePhysRegs LPR;
212 std::vector<MachineBasicBlock::RegisterMaskPair> OldLiveIns;
213
214 MBB.clearLiveIns(OldLiveIns);
216 MBB.sortUniqueLiveIns();
217
218 const std::vector<MachineBasicBlock::RegisterMaskPair> &NewLiveIns =
219 MBB.getLiveIns();
220 return OldLiveIns != NewLiveIns;
221}
222
223/// Convenience function for recomputing live-in's for a set of MBBs until the
224/// computation converges.
226 MachineBasicBlock *const *Data = MBBs.data();
227 const size_t Len = MBBs.size();
228 while (true) {
229 bool AnyChange = false;
230 for (size_t I = 0; I < Len; ++I)
231 if (recomputeLiveIns(*Data[I]))
232 AnyChange = true;
233 if (!AnyChange)
234 return;
235 }
236}
237
238
239} // end namespace llvm
240
241#endif // LLVM_CODEGEN_LIVEPHYSREGS_H
unsigned SubReg
unsigned const MachineRegisterInfo * MRI
assert(UImm &&(UImm !=~static_cast< T >(0)) &&"Invalid immediate!")
MachineBasicBlock & MBB
IRTranslator LLVM IR MI
static void addBlockLiveOuts(LiveRegUnits &LiveUnits, const MachineBasicBlock &MBB)
Add live-out registers of basic block MBB to LiveUnits.
static void addBlockLiveIns(LiveRegUnits &LiveUnits, const MachineBasicBlock &MBB)
Add live-in registers of basic block MBB to LiveUnits.
#define I(x, y, z)
Definition MD5.cpp:58
Register Reg
Promote Memory to Register
Definition Mem2Reg.cpp:110
This file defines the SparseSet class derived from the version described in Briggs,...
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:41
size_t size() const
size - Get the array size.
Definition ArrayRef.h:147
const T * data() const
Definition ArrayRef.h:144
A set of physical registers with utility functions to track liveness when walking backward/forward th...
void addReg(MCRegister Reg)
Adds a physical register and all its sub-registers to the set.
RegisterSet::const_iterator const_iterator
const_iterator end() const
void clear()
Clears the set.
void stepForward(const MachineInstr &MI, SmallVectorImpl< std::pair< MCPhysReg, const MachineOperand * > > &Clobbers)
Simulates liveness when stepping forward over an instruction(bundle).
LivePhysRegs(const LivePhysRegs &)=delete
void print(raw_ostream &OS) const
Prints the currently live registers to OS.
void stepBackward(const MachineInstr &MI)
Simulates liveness when stepping backwards over an instruction(bundle).
void init(const TargetRegisterInfo &TRI)
(re-)initializes and clears the set.
void addLiveIns(const MachineBasicBlock &MBB)
Adds all live-in registers of basic block MBB.
bool available(const MachineRegisterInfo &MRI, MCRegister Reg) const
Returns true if register Reg and no aliasing register is in the set.
void addUses(const MachineInstr &MI)
Add uses to the set.
void removeDefs(const MachineInstr &MI)
Remove defined registers and regmask kills from the set.
void addLiveOutsNoPristines(const MachineBasicBlock &MBB)
Adds all live-out registers of basic block MBB but skips pristine registers.
LivePhysRegs(const TargetRegisterInfo &TRI)
Constructs and initializes an empty set.
void addLiveOuts(const MachineBasicBlock &MBB)
Adds all live-out registers of basic block MBB.
LivePhysRegs()=default
Constructs an unitialized set. init() needs to be called to initialize it.
void removeReg(MCRegister Reg)
Removes a physical register, all its sub-registers, and all its super-registers from the set.
const_iterator begin() const
void addLiveInsNoPristines(const MachineBasicBlock &MBB)
Adds all live-in registers of basic block MBB but skips pristine registers.
bool contains(MCRegister Reg) const
Returns true if register Reg is contained in the set.
LivePhysRegs & operator=(const LivePhysRegs &)=delete
void removeRegsInMask(const MachineOperand &MO, SmallVectorImpl< std::pair< MCPhysReg, const MachineOperand * > > *Clobbers=nullptr)
Removes physical registers clobbered by the regmask operand MO.
bool empty() const
Returns true if the set is empty.
void dump() const
Dumps the currently live registers to the debug output.
MCRegAliasIterator enumerates all registers aliasing Reg.
Wrapper class representing physical registers. Should be passed by value.
Definition MCRegister.h:33
MachineInstrBundleIterator< MachineInstr > iterator
Representation of each machine instruction.
MachineOperand class - Representation of each machine instruction operand.
MachineRegisterInfo - Keep track of information for virtual and physical registers,...
This class consists of common code factored out of the SmallVector class to reduce code duplication b...
SparseSet - Fast set implementation for objects that can be identified by small unsigned keys.
Definition SparseSet.h:120
typename DenseT::const_iterator const_iterator
Definition SparseSet.h:172
TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition raw_ostream.h:53
This is an optimization pass for GlobalISel generic memory operations.
FunctionAddr VTableAddr uintptr_t uintptr_t Data
Definition InstrProf.h:189
void recomputeLivenessFlags(MachineBasicBlock &MBB)
Recomputes dead and kill flags in MBB.
uint16_t MCPhysReg
An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...
Definition MCRegister.h:21
bool isPhysRegUsedAfter(Register Reg, MachineBasicBlock::iterator MBI)
Check if physical register Reg is used after MBI.
raw_ostream & operator<<(raw_ostream &OS, const APFixedPoint &FX)
void computeAndAddLiveIns(LivePhysRegs &LiveRegs, MachineBasicBlock &MBB)
Convenience function combining computeLiveIns() and addLiveIns().
void computeLiveIns(LivePhysRegs &LiveRegs, const MachineBasicBlock &MBB)
Computes registers live-in to MBB assuming all of its successors live-in lists are up-to-date.
void fullyRecomputeLiveIns(ArrayRef< MachineBasicBlock * > MBBs)
Convenience function for recomputing live-in's for a set of MBBs until the computation converges.
void addLiveIns(MachineBasicBlock &MBB, const LivePhysRegs &LiveRegs)
Adds registers contained in LiveRegs to the block live-in list of MBB.
static bool recomputeLiveIns(MachineBasicBlock &MBB)
Convenience function for recomputing live-in's for a MBB.
Pair of physical register and lane mask.