AArch64MachineFunctionInfo.h

Go to the documentation of this file.

//=- AArch64MachineFunctionInfo.h - AArch64 machine function info -*- C++ -*-=//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file declares AArch64-specific per-machine-function information.
//
//===----------------------------------------------------------------------===//
 
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64MACHINEFUNCTIONINFO_H
#define LLVM_LIB_TARGET_AARCH64_AARCH64MACHINEFUNCTIONINFO_H
 
#include "AArch64Subtarget.h"
#include "Utils/AArch64SMEAttributes.h"
#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/SmallPtrSet.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/CodeGen/CallingConvLower.h"
#include "llvm/CodeGen/MIRYamlMapping.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/IR/Function.h"
#include "llvm/MC/MCLinkerOptimizationHint.h"
#include "llvm/MC/MCSymbol.h"
#include <cassert>
#include <optional>
 
namespace llvm {
 
namespace yaml {
struct AArch64FunctionInfo;
} // end namespace yaml
 
class AArch64Subtarget;
class MachineInstr;
 
struct TPIDR2Object {
  int FrameIndex = std::numeric_limits<int>::max();
  unsigned Uses = 0;
};
 
/// AArch64FunctionInfo - This class is derived from MachineFunctionInfo and
/// contains private AArch64-specific information for each MachineFunction.
class AArch64FunctionInfo final : public MachineFunctionInfo {
  /// Number of bytes of arguments this function has on the stack. If the callee
  /// is expected to restore the argument stack this should be a multiple of 16,
  /// all usable during a tail call.
  ///
  /// The alternative would forbid tail call optimisation in some cases: if we
  /// want to transfer control from a function with 8-bytes of stack-argument
  /// space to a function with 16-bytes then misalignment of this value would
  /// make a stack adjustment necessary, which could not be undone by the
  /// callee.
  unsigned BytesInStackArgArea = 0;
 
  /// The number of bytes to restore to deallocate space for incoming
  /// arguments. Canonically 0 in the C calling convention, but non-zero when
  /// callee is expected to pop the args.
  unsigned ArgumentStackToRestore = 0;
 
  /// Space just below incoming stack pointer reserved for arguments being
  /// passed on the stack during a tail call. This will be the difference
  /// between the largest tail call argument space needed in this function and
  /// what's already available by reusing space of incoming arguments.
  unsigned TailCallReservedStack = 0;
 
  /// HasStackFrame - True if this function has a stack frame. Set by
  /// determineCalleeSaves().
  bool HasStackFrame = false;
 
  /// Amount of stack frame size, not including callee-saved registers.
  uint64_t LocalStackSize = 0;
 
  /// Amount of stack frame size used for saving callee-saved registers.
  unsigned CalleeSavedStackSize = 0;
  unsigned ZPRCalleeSavedStackSize = 0;
  unsigned PPRCalleeSavedStackSize = 0;
  bool HasCalleeSavedStackSize = false;
  bool HasSVECalleeSavedStackSize = false;
 
  /// Number of TLS accesses using the special (combinable)
  /// _TLS_MODULE_BASE_ symbol.
  unsigned NumLocalDynamicTLSAccesses = 0;
 
  /// FrameIndex for start of varargs area for arguments passed on the
  /// stack.
  int VarArgsStackIndex = 0;
 
  /// Offset of start of varargs area for arguments passed on the stack.
  unsigned VarArgsStackOffset = 0;
 
  /// FrameIndex for start of varargs area for arguments passed in
  /// general purpose registers.
  int VarArgsGPRIndex = 0;
 
  /// Size of the varargs area for arguments passed in general purpose
  /// registers.
  unsigned VarArgsGPRSize = 0;
 
  /// FrameIndex for start of varargs area for arguments passed in
  /// floating-point registers.
  int VarArgsFPRIndex = 0;
 
  /// Size of the varargs area for arguments passed in floating-point
  /// registers.
  unsigned VarArgsFPRSize = 0;
 
  /// The stack slots used to add space between FPR and GPR accesses when using
  /// hazard padding. StackHazardCSRSlotIndex is added between GPR and FPR CSRs.
  /// StackHazardSlotIndex is added between (sorted) stack objects.
  int StackHazardSlotIndex = std::numeric_limits<int>::max();
  int StackHazardCSRSlotIndex = std::numeric_limits<int>::max();
 
  /// True if this function has a subset of CSRs that is handled explicitly via
  /// copies.
  bool IsSplitCSR = false;
 
  /// True when the stack gets realigned dynamically because the size of stack
  /// frame is unknown at compile time. e.g., in case of VLAs.
  bool StackRealigned = false;
 
  /// True when the callee-save stack area has unused gaps that may be used for
  /// other stack allocations.
  bool CalleeSaveStackHasFreeSpace = false;
 
  /// SRetReturnReg - sret lowering includes returning the value of the
  /// returned struct in a register. This field holds the virtual register into
  /// which the sret argument is passed.
  Register SRetReturnReg;
 
  /// SVE stack size (for predicates and data vectors) are maintained here
  /// rather than in FrameInfo, as the placement and Stack IDs are target
  /// specific.
  uint64_t StackSizeZPR = 0;
  uint64_t StackSizePPR = 0;
 
  /// Are SVE objects (vectors and predicates) split into separate regions on
  /// the stack.
  bool SplitSVEObjects = false;
 
  /// HasCalculatedStackSizeSVE indicates whether StackSizeZPR/PPR is valid.
  bool HasCalculatedStackSizeSVE = false;
 
  /// Has a value when it is known whether or not the function uses a
  /// redzone, and no value otherwise.
  /// Initialized during frame lowering, unless the function has the noredzone
  /// attribute, in which case it is set to false at construction.
  std::optional<bool> HasRedZone;
 
  /// ForwardedMustTailRegParms - A list of virtual and physical registers
  /// that must be forwarded to every musttail call.
  SmallVector<ForwardedRegister, 1> ForwardedMustTailRegParms;
 
  /// FrameIndex for the tagged base pointer.
  std::optional<int> TaggedBasePointerIndex;
 
  /// Offset from SP-at-entry to the tagged base pointer.
  /// Tagged base pointer is set up to point to the first (lowest address)
  /// tagged stack slot.
  unsigned TaggedBasePointerOffset;
 
  /// OutliningStyle denotes, if a function was outined, how it was outlined,
  /// e.g. Tail Call, Thunk, or Function if none apply.
  std::optional<std::string> OutliningStyle;
 
  // Offset from SP-after-callee-saved-spills (i.e. SP-at-entry minus
  // CalleeSavedStackSize) to the address of the frame record.
  int CalleeSaveBaseToFrameRecordOffset = 0;
 
  /// SignReturnAddress is true if PAC-RET is enabled for the function with
  /// defaults being sign non-leaf functions only, with the B key.
  bool SignReturnAddress = false;
 
  /// SignReturnAddressAll modifies the default PAC-RET mode to signing leaf
  /// functions as well.
  bool SignReturnAddressAll = false;
 
  /// SignWithBKey modifies the default PAC-RET mode to signing with the B key.
  bool SignWithBKey = false;
 
  /// HasELFSignedGOT is true if the target binary format is ELF and the IR
  /// module containing the corresponding function has "ptrauth-elf-got" flag
  /// set to 1.
  bool HasELFSignedGOT = false;
 
  /// SigningInstrOffset captures the offset of the PAC-RET signing instruction
  /// within the prologue, so it can be re-used for authentication in the
  /// epilogue when using PC as a second salt (FEAT_PAuth_LR)
  MCSymbol *SignInstrLabel = nullptr;
 
  /// BranchTargetEnforcement enables placing BTI instructions at potential
  /// indirect branch destinations.
  bool BranchTargetEnforcement = false;
 
  /// Indicates that SP signing should be diversified with PC as-per PAuthLR.
  /// This is set by -mbranch-protection and will emit NOP instructions unless
  /// the subtarget feature +pauthlr is also used (in which case non-NOP
  /// instructions are emitted).
  bool BranchProtectionPAuthLR = false;
 
  /// Whether this function has an extended frame record [Ctx, FP, LR]. If so,
  /// bit 60 of the in-memory FP will be 1 to enable other tools to detect the
  /// extended record.
  bool HasSwiftAsyncContext = false;
 
  /// The stack slot where the Swift asynchronous context is stored.
  int SwiftAsyncContextFrameIdx = std::numeric_limits<int>::max();
 
  bool IsMTETagged = false;
 
  /// The function has Scalable Vector or Scalable Predicate register argument
  /// or return type
  bool IsSVECC = false;
 
  /// Whether this function changes streaming mode within the function.
  bool HasStreamingModeChanges = false;
 
  /// True if the function need unwind information.
  mutable std::optional<bool> NeedsDwarfUnwindInfo;
 
  /// True if the function need asynchronous unwind information.
  mutable std::optional<bool> NeedsAsyncDwarfUnwindInfo;
 
  int64_t StackProbeSize = 0;
 
  // Holds a register containing pstate.sm. This is set
  // on function entry to record the initial pstate of a function.
  Register PStateSMReg = MCRegister::NoRegister;
 
  // Has the PNReg used to build PTRUE instruction.
  // The PTRUE is used for the LD/ST of ZReg pairs in save and restore.
  unsigned PredicateRegForFillSpill = 0;
 
  // Holds the SME function attributes (streaming mode, ZA/ZT0 state).
  SMEAttrs SMEFnAttrs;
 
  // Holds the TPIDR2 block if allocated early (for Windows/stack probes
  // support).
  Register EarlyAllocSMESaveBuffer = AArch64::NoRegister;
 
  // Holds the spill slot for ZT0.
  int ZT0SpillSlotIndex = std::numeric_limits<int>::max();
 
  // Note: The following properties are only used for the old SME ABI lowering:
  /// The frame-index for the TPIDR2 object used for lazy saves.
  TPIDR2Object TPIDR2;
  // Holds a pointer to a buffer that is large enough to represent
  // all SME ZA state and any additional state required by the
  // __arm_sme_save/restore support routines.
  Register SMESaveBufferAddr = MCRegister::NoRegister;
  // true if SMESaveBufferAddr is used.
  bool SMESaveBufferUsed = false;
 
public:
  AArch64FunctionInfo(const Function &F, const AArch64Subtarget *STI);
 
  MachineFunctionInfo *
  clone(BumpPtrAllocator &Allocator, MachineFunction &DestMF,
        const DenseMap<MachineBasicBlock *, MachineBasicBlock *> &Src2DstMBB)
      const override;
 
  void setEarlyAllocSMESaveBuffer(Register Ptr) {
    EarlyAllocSMESaveBuffer = Ptr;
  }
 
  Register getEarlyAllocSMESaveBuffer() const {
    return EarlyAllocSMESaveBuffer;
  }
 
  void setZT0SpillSlotIndex(int FI) { ZT0SpillSlotIndex = FI; }
  int getZT0SpillSlotIndex() const {
    assert(hasZT0SpillSlotIndex() && "ZT0 spill slot index not set!");
    return ZT0SpillSlotIndex;
  }
  bool hasZT0SpillSlotIndex() const {
    return ZT0SpillSlotIndex != std::numeric_limits<int>::max();
  }
 
  // Old SME ABI lowering state getters/setters:
  Register getSMESaveBufferAddr() const { return SMESaveBufferAddr; };
  void setSMESaveBufferAddr(Register Reg) { SMESaveBufferAddr = Reg; };
  unsigned isSMESaveBufferUsed() const { return SMESaveBufferUsed; };
  void setSMESaveBufferUsed(bool Used = true) { SMESaveBufferUsed = Used; };
  TPIDR2Object &getTPIDR2Obj() { return TPIDR2; }
 
  void setPredicateRegForFillSpill(unsigned Reg) {
    PredicateRegForFillSpill = Reg;
  }
  unsigned getPredicateRegForFillSpill() const {
    return PredicateRegForFillSpill;
  }
 
  Register getPStateSMReg() const { return PStateSMReg; };
  void setPStateSMReg(Register Reg) { PStateSMReg = Reg; };
 
  bool isSVECC() const { return IsSVECC; };
  void setIsSVECC(bool s) { IsSVECC = s; };
 
  void initializeBaseYamlFields(const yaml::AArch64FunctionInfo &YamlMFI);
 
  unsigned getBytesInStackArgArea() const { return BytesInStackArgArea; }
  void setBytesInStackArgArea(unsigned bytes) { BytesInStackArgArea = bytes; }
 
  unsigned getArgumentStackToRestore() const { return ArgumentStackToRestore; }
  void setArgumentStackToRestore(unsigned bytes) {
    ArgumentStackToRestore = bytes;
  }
 
  unsigned getTailCallReservedStack() const { return TailCallReservedStack; }
  void setTailCallReservedStack(unsigned bytes) {
    TailCallReservedStack = bytes;
  }
 
  void setStackSizeSVE(uint64_t ZPR, uint64_t PPR) {
    StackSizeZPR = ZPR;
    StackSizePPR = PPR;
    HasCalculatedStackSizeSVE = true;
  }
 
  uint64_t getStackSizeZPR() const {
    assert(hasCalculatedStackSizeSVE());
    return StackSizeZPR;
  }
  uint64_t getStackSizePPR() const {
    assert(hasCalculatedStackSizeSVE());
    return StackSizePPR;
  }
 
  bool hasCalculatedStackSizeSVE() const { return HasCalculatedStackSizeSVE; }
 
  bool hasSVEStackSize() const {
    return getStackSizeZPR() > 0 || getStackSizePPR() > 0;
  }
 
  bool hasStackFrame() const { return HasStackFrame; }
  void setHasStackFrame(bool s) { HasStackFrame = s; }
 
  bool isStackRealigned() const { return StackRealigned; }
  void setStackRealigned(bool s) { StackRealigned = s; }
  bool hasCalleeSaveStackFreeSpace() const {
    return CalleeSaveStackHasFreeSpace;
  }
  void setCalleeSaveStackHasFreeSpace(bool s) {
    CalleeSaveStackHasFreeSpace = s;
  }
  bool isSplitCSR() const { return IsSplitCSR; }
  void setIsSplitCSR(bool s) { IsSplitCSR = s; }
 
  void setLocalStackSize(uint64_t Size) { LocalStackSize = Size; }
  uint64_t getLocalStackSize() const { return LocalStackSize; }
 
  void setOutliningStyle(const std::string &Style) { OutliningStyle = Style; }
  std::optional<std::string> getOutliningStyle() const {
    return OutliningStyle;
  }
 
  void setCalleeSavedStackSize(unsigned Size) {
    CalleeSavedStackSize = Size;
    HasCalleeSavedStackSize = true;
  }
 
  // When CalleeSavedStackSize has not been set (for example when
  // some MachineIR pass is run in isolation), then recalculate
  // the CalleeSavedStackSize directly from the CalleeSavedInfo.
  // Note: This information can only be recalculated after PEI
  // has assigned offsets to the callee save objects.
  unsigned getCalleeSavedStackSize(const MachineFrameInfo &MFI) const {
    bool ValidateCalleeSavedStackSize = false;
 
#ifndef NDEBUG
    // Make sure the calculated size derived from the CalleeSavedInfo
    // equals the cached size that was calculated elsewhere (e.g. in
    // determineCalleeSaves).
    ValidateCalleeSavedStackSize = HasCalleeSavedStackSize;
#endif
 
    if (!HasCalleeSavedStackSize || ValidateCalleeSavedStackSize) {
      assert(MFI.isCalleeSavedInfoValid() && "CalleeSavedInfo not calculated");
      if (MFI.getCalleeSavedInfo().empty())
        return 0;
 
      int64_t MinOffset = std::numeric_limits<int64_t>::max();
      int64_t MaxOffset = std::numeric_limits<int64_t>::min();
      for (const auto &Info : MFI.getCalleeSavedInfo()) {
        int FrameIdx = Info.getFrameIdx();
        if (MFI.getStackID(FrameIdx) != TargetStackID::Default)
          continue;
        int64_t Offset = MFI.getObjectOffset(FrameIdx);
        int64_t ObjSize = MFI.getObjectSize(FrameIdx);
        MinOffset = std::min<int64_t>(Offset, MinOffset);
        MaxOffset = std::max<int64_t>(Offset + ObjSize, MaxOffset);
      }
 
      if (SwiftAsyncContextFrameIdx != std::numeric_limits<int>::max()) {
        int64_t Offset = MFI.getObjectOffset(getSwiftAsyncContextFrameIdx());
        int64_t ObjSize = MFI.getObjectSize(getSwiftAsyncContextFrameIdx());
        MinOffset = std::min<int64_t>(Offset, MinOffset);
        MaxOffset = std::max<int64_t>(Offset + ObjSize, MaxOffset);
      }
 
      if (StackHazardCSRSlotIndex != std::numeric_limits<int>::max()) {
        int64_t Offset = MFI.getObjectOffset(StackHazardCSRSlotIndex);
        int64_t ObjSize = MFI.getObjectSize(StackHazardCSRSlotIndex);
        MinOffset = std::min<int64_t>(Offset, MinOffset);
        MaxOffset = std::max<int64_t>(Offset + ObjSize, MaxOffset);
      }
 
      unsigned Size = alignTo(MaxOffset - MinOffset, 16);
      assert((!HasCalleeSavedStackSize || getCalleeSavedStackSize() == Size) &&
             "Invalid size calculated for callee saves");
      return Size;
    }
 
    return getCalleeSavedStackSize();
  }
 
  unsigned getCalleeSavedStackSize() const {
    assert(HasCalleeSavedStackSize &&
           "CalleeSavedStackSize has not been calculated");
    return CalleeSavedStackSize;
  }
 
  // Saves the CalleeSavedStackSize for SVE vectors in 'scalable bytes'
  void setSVECalleeSavedStackSize(unsigned ZPR, unsigned PPR) {
    ZPRCalleeSavedStackSize = ZPR;
    PPRCalleeSavedStackSize = PPR;
    HasSVECalleeSavedStackSize = true;
  }
  unsigned getZPRCalleeSavedStackSize() const {
    assert(HasSVECalleeSavedStackSize &&
           "ZPRCalleeSavedStackSize has not been calculated");
    return ZPRCalleeSavedStackSize;
  }
  unsigned getPPRCalleeSavedStackSize() const {
    assert(HasSVECalleeSavedStackSize &&
           "PPRCalleeSavedStackSize has not been calculated");
    return PPRCalleeSavedStackSize;
  }
 
  unsigned getSVECalleeSavedStackSize() const {
    assert(!hasSplitSVEObjects() &&
           "ZPRs and PPRs are split. Use get[ZPR|PPR]CalleeSavedStackSize()");
    return getZPRCalleeSavedStackSize() + getPPRCalleeSavedStackSize();
  }
 
  void incNumLocalDynamicTLSAccesses() { ++NumLocalDynamicTLSAccesses; }
  unsigned getNumLocalDynamicTLSAccesses() const {
    return NumLocalDynamicTLSAccesses;
  }
 
  bool isStackHazardIncludedInCalleeSaveArea() const {
    return hasStackHazardSlotIndex() && !hasSplitSVEObjects();
  }
 
  std::optional<bool> hasRedZone() const { return HasRedZone; }
  void setHasRedZone(bool s) { HasRedZone = s; }
 
  int getVarArgsStackIndex() const { return VarArgsStackIndex; }
  void setVarArgsStackIndex(int Index) { VarArgsStackIndex = Index; }
 
  unsigned getVarArgsStackOffset() const { return VarArgsStackOffset; }
  void setVarArgsStackOffset(unsigned Offset) { VarArgsStackOffset = Offset; }
 
  int getVarArgsGPRIndex() const { return VarArgsGPRIndex; }
  void setVarArgsGPRIndex(int Index) { VarArgsGPRIndex = Index; }
 
  unsigned getVarArgsGPRSize() const { return VarArgsGPRSize; }
  void setVarArgsGPRSize(unsigned Size) { VarArgsGPRSize = Size; }
 
  int getVarArgsFPRIndex() const { return VarArgsFPRIndex; }
  void setVarArgsFPRIndex(int Index) { VarArgsFPRIndex = Index; }
 
  unsigned getVarArgsFPRSize() const { return VarArgsFPRSize; }
  void setVarArgsFPRSize(unsigned Size) { VarArgsFPRSize = Size; }
 
  bool hasStackHazardSlotIndex() const {
    return StackHazardSlotIndex != std::numeric_limits<int>::max();
  }
  int getStackHazardSlotIndex() const { return StackHazardSlotIndex; }
  void setStackHazardSlotIndex(int Index) {
    assert(StackHazardSlotIndex == std::numeric_limits<int>::max());
    StackHazardSlotIndex = Index;
  }
  int getStackHazardCSRSlotIndex() const { return StackHazardCSRSlotIndex; }
  void setStackHazardCSRSlotIndex(int Index) {
    assert(StackHazardCSRSlotIndex == std::numeric_limits<int>::max());
    StackHazardCSRSlotIndex = Index;
  }
 
  bool hasSplitSVEObjects() const { return SplitSVEObjects; }
  void setSplitSVEObjects(bool s) { SplitSVEObjects = s; }
 
  bool hasSVE_AAPCS(const MachineFunction &MF) const {
    return hasSplitSVEObjects() || isSVECC() ||
           MF.getFunction().getCallingConv() ==
               CallingConv::AArch64_SVE_VectorCall;
  }
 
  SMEAttrs getSMEFnAttrs() const { return SMEFnAttrs; }
 
  unsigned getSRetReturnReg() const { return SRetReturnReg; }
  void setSRetReturnReg(unsigned Reg) { SRetReturnReg = Reg; }
 
  unsigned getJumpTableEntrySize(int Idx) const {
    return JumpTableEntryInfo[Idx].first;
  }
  MCSymbol *getJumpTableEntryPCRelSymbol(int Idx) const {
    return JumpTableEntryInfo[Idx].second;
  }
  void setJumpTableEntryInfo(int Idx, unsigned Size, MCSymbol *PCRelSym) {
    if ((unsigned)Idx >= JumpTableEntryInfo.size())
      JumpTableEntryInfo.resize(Idx+1);
    JumpTableEntryInfo[Idx] = std::make_pair(Size, PCRelSym);
  }
 
  using SetOfInstructions = SmallPtrSet<const MachineInstr *, 16>;
 
  const SetOfInstructions &getLOHRelated() const { return LOHRelated; }
 
  // Shortcuts for LOH related types.
  class MILOHDirective {
    MCLOHType Kind;
 
    /// Arguments of this directive. Order matters.
    SmallVector<const MachineInstr *, 3> Args;
 
  public:
    using LOHArgs = ArrayRef<const MachineInstr *>;
 
    MILOHDirective(MCLOHType Kind, LOHArgs Args)
        : Kind(Kind), Args(Args.begin(), Args.end()) {
      assert(isValidMCLOHType(Kind) && "Invalid LOH directive type!");
    }
 
    MCLOHType getKind() const { return Kind; }
    LOHArgs getArgs() const { return Args; }
  };
 
  using MILOHArgs = MILOHDirective::LOHArgs;
  using MILOHContainer = SmallVector<MILOHDirective, 32>;
 
  const MILOHContainer &getLOHContainer() const { return LOHContainerSet; }
 
  /// Add a LOH directive of this @p Kind and this @p Args.
  void addLOHDirective(MCLOHType Kind, MILOHArgs Args) {
    LOHContainerSet.push_back(MILOHDirective(Kind, Args));
    LOHRelated.insert_range(Args);
  }
 
  size_t
  clearLinkerOptimizationHints(const SmallPtrSetImpl<MachineInstr *> &MIs) {
    size_t InitialSize = LOHContainerSet.size();
    erase_if(LOHContainerSet, [&](const auto &D) {
      return any_of(D.getArgs(), [&](auto *Arg) { return MIs.contains(Arg); });
    });
    // In theory there could be an LOH with one label in MIs and another label
    // outside MIs, however we don't know if the label outside MIs is used in
    // any other LOHs, so we can't remove them from LOHRelated. In that case, we
    // might produce a few extra labels, but it won't break anything.
    LOHRelated.remove_if([&](auto *MI) { return MIs.contains(MI); });
    return InitialSize - LOHContainerSet.size();
  };
 
  SmallVectorImpl<ForwardedRegister> &getForwardedMustTailRegParms() {
    return ForwardedMustTailRegParms;
  }
 
  std::optional<int> getTaggedBasePointerIndex() const {
    return TaggedBasePointerIndex;
  }
  void setTaggedBasePointerIndex(int Index) { TaggedBasePointerIndex = Index; }
 
  unsigned getTaggedBasePointerOffset() const {
    return TaggedBasePointerOffset;
  }
  void setTaggedBasePointerOffset(unsigned Offset) {
    TaggedBasePointerOffset = Offset;
  }
 
  int getCalleeSaveBaseToFrameRecordOffset() const {
    return CalleeSaveBaseToFrameRecordOffset;
  }
  void setCalleeSaveBaseToFrameRecordOffset(int Offset) {
    CalleeSaveBaseToFrameRecordOffset = Offset;
  }
 
  bool shouldSignReturnAddress(const MachineFunction &MF) const;
  bool shouldSignReturnAddress(bool SpillsLR) const;
 
  bool needsShadowCallStackPrologueEpilogue(MachineFunction &MF) const;
 
  bool shouldSignWithBKey() const { return SignWithBKey; }
 
  bool hasELFSignedGOT() const { return HasELFSignedGOT; }
 
  MCSymbol *getSigningInstrLabel() const { return SignInstrLabel; }
  void setSigningInstrLabel(MCSymbol *Label) { SignInstrLabel = Label; }
 
  bool isMTETagged() const { return IsMTETagged; }
 
  bool branchTargetEnforcement() const { return BranchTargetEnforcement; }
 
  bool branchProtectionPAuthLR() const { return BranchProtectionPAuthLR; }
 
  void setHasSwiftAsyncContext(bool HasContext) {
    HasSwiftAsyncContext = HasContext;
  }
  bool hasSwiftAsyncContext() const { return HasSwiftAsyncContext; }
 
  void setSwiftAsyncContextFrameIdx(int FI) {
    SwiftAsyncContextFrameIdx = FI;
  }
  int getSwiftAsyncContextFrameIdx() const { return SwiftAsyncContextFrameIdx; }
 
  bool needsDwarfUnwindInfo(const MachineFunction &MF) const;
  bool needsAsyncDwarfUnwindInfo(const MachineFunction &MF) const;
 
  bool hasStreamingModeChanges() const { return HasStreamingModeChanges; }
  void setHasStreamingModeChanges(bool HasChanges) {
    HasStreamingModeChanges = HasChanges;
  }
 
  bool hasStackProbing() const { return StackProbeSize != 0; }
 
  int64_t getStackProbeSize() const { return StackProbeSize; }
 
private:
  // Hold the lists of LOHs.
  MILOHContainer LOHContainerSet;
  SetOfInstructions LOHRelated;
 
  SmallVector<std::pair<unsigned, MCSymbol *>, 2> JumpTableEntryInfo;
};
 
namespace yaml {
struct AArch64FunctionInfo final : public yaml::MachineFunctionInfo {
  std::optional<bool> HasRedZone;
  std::optional<uint64_t> StackSizeZPR;
  std::optional<uint64_t> StackSizePPR;
  std::optional<bool> HasStackFrame;
 
  AArch64FunctionInfo() = default;
  AArch64FunctionInfo(const llvm::AArch64FunctionInfo &MFI);
 
  void mappingImpl(yaml::IO &YamlIO) override;
  ~AArch64FunctionInfo() = default;
};
 
template <> struct MappingTraits<AArch64FunctionInfo> {
  static void mapping(IO &YamlIO, AArch64FunctionInfo &MFI) {
    YamlIO.mapOptional("hasRedZone", MFI.HasRedZone);
    YamlIO.mapOptional("stackSizeZPR", MFI.StackSizeZPR);
    YamlIO.mapOptional("stackSizePPR", MFI.StackSizePPR);
    YamlIO.mapOptional("hasStackFrame", MFI.HasStackFrame);
  }
};
 
} // end namespace yaml
 
} // end namespace llvm
 
#endif // LLVM_LIB_TARGET_AARCH64_AARCH64MACHINEFUNCTIONINFO_H